Difference between revisions of "VHDL tutorial"

From UConn PAN
Jump to navigation Jump to search
Line 15: Line 15:
  
  
 
<!--
 
  
 
{| style="text-align:center"
 
{| style="text-align:center"
Line 61: Line 59:
 
* H: weak 1
 
* H: weak 1
 
* -: don't care
 
* -: don't care
 
-->
 

Revision as of 14:30, 6 July 2007

FPGA programming using a hardware description language is not a commonly taught skill in physics programs, but is a necessary skill for designing the electronics required for this project. This tutorial aims to layout the design process and teach the basics of VHDL.

\frac{1}{2} This is a code box... I think

\frac{1}{2} This is outside a code box or a math region.


VHDL Resolution Table
U X 0 1 Z W L H -
U U U U U U U U U U
X U X X X X X X X X
0 U X 0 X 0 0 0 0 X
1 U X X 1 1 1 1 1 X
Z U X 0 1 Z W L H X
W U X 0 1 W W W W X
L U X 0 1 L W L W X
H U X 0 1 H W W H X
- U X X X X X X X X

VHDL Logic States

  • U: uninitialized
  • X: forcing unknown
  • 0: forcing 0
  • 1: forcing 1
  • Z: high impedance
  • W: weak unknown
  • L: weak 0
  • H: weak 1
  • -: don't care