Difference between revisions of "FPGA programming modes"
		
		
		
		
		
		Jump to navigation
		Jump to search
		
				
		
		
	
| Line 1: | Line 1: | ||
| + | == Programming Modes == | ||
| The Xilinx Spartan-3A FPGA we will be using on the SiPM control board can be programmed using any of several modes. This table, adapted from the [http://www.xilinx.com/support/documentation/user_guides/ug332.pdf User Guide], Table 2-1, shows the available programming modes and how to select them by setting the M[2:0] pins on the FPGA. | The Xilinx Spartan-3A FPGA we will be using on the SiPM control board can be programmed using any of several modes. This table, adapted from the [http://www.xilinx.com/support/documentation/user_guides/ug332.pdf User Guide], Table 2-1, shows the available programming modes and how to select them by setting the M[2:0] pins on the FPGA. | ||
| Line 32: | Line 33: | ||
| |---- | |---- | ||
| |} | |} | ||
| + | |||
| + | === SPI mode === | ||
| + | |||
| + | When programmed in SPI mode, the variant select pin | ||
Revision as of 18:40, 24 June 2008
Programming Modes
The Xilinx Spartan-3A FPGA we will be using on the SiPM control board can be programmed using any of several modes. This table, adapted from the User Guide, Table 2-1, shows the available programming modes and how to select them by setting the M[2:0] pins on the FPGA.
For information about the other pins used in the programming process, see SiPM digital control board netlist.
| M[2:0] | Programming Mode | 
| <0:0:0> | Master serial (platform flash) mode | 
| <0:0:1> | Master SPI mode | 
| <0:1:0> | BPI up | 
| <0:1:1> | Reserved | 
| <1:0:0> | Reserved | 
| <1:0:1> | JTAG mode | 
| <1:1:0> | Slave parallel mode | 
| <1:1:1> | Slave serial mode | 
SPI mode
When programmed in SPI mode, the variant select pin