Difference between revisions of "Programming the FPGA"
Jump to navigation
Jump to search
| Line 7: | Line 7: | ||
Programming of the FPGA is an ongoing project, so more questions may be added as the project develops. | Programming of the FPGA is an ongoing project, so more questions may be added as the project develops. | ||
* What is the clock speed of the FPGA? Timing constraints must be taken into account to link the multiple blocks. | * What is the clock speed of the FPGA? Timing constraints must be taken into account to link the multiple blocks. | ||
| − | * Current designs (11 July, 2007) account for normal activity. Need to design modules/logic for startup and initialization of each component. This should not be only on startup; we should be able to send a reset packet over Ethernet to trigger a reinitialization of each chip. | + | * Current designs (11 July, 2007) account for normal activity. Need to design modules/logic for startup and initialization of each component. This should not be only on startup; we should be able to send a reset packet over Ethernet to trigger a reinitialization of each chip. ''Work in progress'': see [[Reset and Initialization]]. |
* Do the parts work on falling or rising edges of the clock? Most VHDL designs are currently on rising edges, but this can be easily corrected. | * Do the parts work on falling or rising edges of the clock? Most VHDL designs are currently on rising edges, but this can be easily corrected. | ||
* The temperature sensor and the ADC share the same SPI-like bus lines; can they be combined into a single VHDL design? | * The temperature sensor and the ADC share the same SPI-like bus lines; can they be combined into a single VHDL design? | ||
| + | * A core VHDL module is needed to tie all the components together. The Ethernet controller module may take on the role of FPGA core. | ||
== Component code == | == Component code == | ||
Revision as of 18:59, 17 July 2007
The FPGA is the hub of the digital control board and all other chips are connected to and controlled by it. This article discusses the programming of the FPGA. All code is written in VHDL. For the purposes of testing, each chip has not only a controller written for it, but an emulator as well.
Open questions
Programming of the FPGA is an ongoing project, so more questions may be added as the project develops.
- What is the clock speed of the FPGA? Timing constraints must be taken into account to link the multiple blocks.
- Current designs (11 July, 2007) account for normal activity. Need to design modules/logic for startup and initialization of each component. This should not be only on startup; we should be able to send a reset packet over Ethernet to trigger a reinitialization of each chip. Work in progress: see Reset and Initialization.
- Do the parts work on falling or rising edges of the clock? Most VHDL designs are currently on rising edges, but this can be easily corrected.
- The temperature sensor and the ADC share the same SPI-like bus lines; can they be combined into a single VHDL design?
- A core VHDL module is needed to tie all the components together. The Ethernet controller module may take on the role of FPGA core.