<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ADC_emulator.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="FPGA_ctrl.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FPGA_ctrl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GUIDERESULTS_REPORT" xil_pn:name="FPGA_ctrl.grf" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FPGA_ctrl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA_ctrl.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FPGA_ctrl.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="FPGA_ctrl.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FPGA_ctrl.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="FPGA_ctrl.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="FPGA_ctrl.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="FPGA_ctrl.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FPGA_ctrl.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="FPGA_ctrl.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FPGA_ctrl.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FPGA_ctrl.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FPGA_ctrl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="FPGA_ctrl.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="FPGA_ctrl.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="FPGA_ctrl.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="FPGA_ctrl.ut"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="FPGA_ctrl.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FPGA_ctrl.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA_ctrl_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FPGA_ctrl_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FPGA_ctrl_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA_ctrl_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="FPGA_ctrl_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_ctrl_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_ctrl_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="FPGA_ctrl_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="FPGA_ctrl_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_ctrl_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FPGA_ctrl_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="FPGA_ctrl_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="FPGA_ctrl_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FPGA_ctrl_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_ctrl_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="TotalTest.ntrc_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BCD" xil_pn:name="TotalTest_xdb/cst.xbcd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fpga_ctrl.bgn"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fpga_ctrl.bit"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fpga_ctrl.drc"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/FPGA_ctrl_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/FPGA_ctrl_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1383321908" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1383321908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383321908" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7061238933782622035" xil_pn:start_ts="1383321908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383321908" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8378022829452757617" xil_pn:start_ts="1383321908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383321908" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1383321908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383321908" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-9044832904953873877" xil_pn:start_ts="1383321908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383321908" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1383321908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383321908" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-9104911388279131131" xil_pn:start_ts="1383321908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383321937" xil_pn:in_ck="5265937347200311991" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6698916088814111361" xil_pn:start_ts="1383321908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPGA_ctrl.cmd_log"/>
      <outfile xil_pn:name="FPGA_ctrl.lso"/>
      <outfile xil_pn:name="FPGA_ctrl.ngc"/>
      <outfile xil_pn:name="FPGA_ctrl.ngr"/>
      <outfile xil_pn:name="FPGA_ctrl.prj"/>
      <outfile xil_pn:name="FPGA_ctrl.stx"/>
      <outfile xil_pn:name="FPGA_ctrl.syr"/>
      <outfile xil_pn:name="FPGA_ctrl.xst"/>
      <outfile xil_pn:name="FPGA_ctrl_summary.html"/>
      <outfile xil_pn:name="FPGA_ctrl_vhdl.prj"/>
      <outfile xil_pn:name="FPGA_ctrl_xst.xrpt"/>
      <outfile xil_pn:name="TotalTest.ntrc_log"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1383321937" xil_pn:in_ck="-8219677111273695682" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="703862307025461674" xil_pn:start_ts="1383321937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TotalTest_xdb/cst.xbcd"/>
    </transform>
    <transform xil_pn:end_ts="1383321944" xil_pn:in_ck="-5032853929034948042" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8238889835945340856" xil_pn:start_ts="1383321937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPGA_ctrl.bld"/>
      <outfile xil_pn:name="FPGA_ctrl.cmd_log"/>
      <outfile xil_pn:name="FPGA_ctrl.ngd"/>
      <outfile xil_pn:name="FPGA_ctrl_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1383321965" xil_pn:in_ck="-5332732156715099177" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-8248910709155224211" xil_pn:start_ts="1383321944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA_ctrl.pcf"/>
      <outfile xil_pn:name="FPGA_ctrl_map.map"/>
      <outfile xil_pn:name="FPGA_ctrl_map.mrp"/>
      <outfile xil_pn:name="FPGA_ctrl_map.ncd"/>
      <outfile xil_pn:name="FPGA_ctrl_map.ngm"/>
      <outfile xil_pn:name="FPGA_ctrl_map.xrpt"/>
      <outfile xil_pn:name="FPGA_ctrl_summary.xml"/>
      <outfile xil_pn:name="FPGA_ctrl_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1383321983" xil_pn:in_ck="-1151688101870160240" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-2703096251890445536" xil_pn:start_ts="1383321965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA_ctrl.grf"/>
      <outfile xil_pn:name="FPGA_ctrl.ncd"/>
      <outfile xil_pn:name="FPGA_ctrl.pad"/>
      <outfile xil_pn:name="FPGA_ctrl.par"/>
      <outfile xil_pn:name="FPGA_ctrl.ptwx"/>
      <outfile xil_pn:name="FPGA_ctrl.unroutes"/>
      <outfile xil_pn:name="FPGA_ctrl.xpi"/>
      <outfile xil_pn:name="FPGA_ctrl_pad.csv"/>
      <outfile xil_pn:name="FPGA_ctrl_pad.txt"/>
      <outfile xil_pn:name="FPGA_ctrl_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1382385027" xil_pn:in_ck="-8219677111273703307" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="8777406081926775908" xil_pn:start_ts="1382385020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="FPGA_ctrl.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fpga_ctrl.bgn"/>
      <outfile xil_pn:name="fpga_ctrl.bit"/>
      <outfile xil_pn:name="fpga_ctrl.drc"/>
    </transform>
    <transform xil_pn:end_ts="1383321983" xil_pn:in_ck="-2642294250354252589" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="5530309608514937714" xil_pn:start_ts="1383321979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA_ctrl.twr"/>
      <outfile xil_pn:name="FPGA_ctrl.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1383244435" xil_pn:in_ck="-8219677111273703176" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="4095536820756571232" xil_pn:start_ts="1383244432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/FPGA_ctrl_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/FPGA_ctrl_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
